Warning: DOMDocument::loadHTML(): htmlParseStartTag: misplaced tag in Entity, line: 1 in /home/hosting_users/wizwiki/www/wiki/lib/plugins/markdownextra/syntax.php on line 125 Warning: DOMDocument::loadHTML(): Unexpected end tag : p in Entity, line: 10 in /home/hosting_users/wizwiki/www/wiki/lib/plugins/markdownextra/syntax.php on line 125 MathJax

Electrical Characteristics

Absolute maximum ratings

These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Voltage Characteristics

Symbol	Ratings	Min	Max	Unit
$V_{DD}-V_{SS}$	External main supply voltage (VDD)	-0.3	3.6	V
$V_{IN}$	Input voltage on IO pins	VSS - 0.3	3.6	V
$S_{VDDH}$	I/O Power on slope	3.3V/Sec	1V/uSec	-
$\bigtriangleup V_{DD}$	Variations between difference VDD power pins		50	mV
$\bigtriangleup V_{SS}$	Variations between different ground pins		50	mV

Current Characteristics

Symbol	Ratings	Max	Unit
$I_{VDD_SUM}$	Total current into sum of all VDD power lines (source)	100	mA
$I_{VDD}$	Maximum current into each ADD power pin (source)	90	mA
$I_{IO\_ PAD}$	Total output current sunk by sum of all IOs and control pins	75	mA
$I_{INJ\_ PAD}$	Single pin input injected current	$\pm 10$	mA
$I_{INJ\_SUM}$	Sum of all input injected current	$\pm 50$	mA

Thermal Characteristics

Symbol	Ratings	Min	Max	Unit
$T_{Storge}$	Storage temperature range	-55	+150	℃
$T_{Junc}$	Maximum junction temperature under bias	-40	+150	℃

Operating conditions

General Operating Conditions

Symbol	Parameter	Min	Max	Unit
$f_{FCLK}$	Internal CPU clock frequency	0	48	MHz
$V_{DD}$	Standard operating voltage	2.7	3.6	V
$V_{IO}$	Input voltage on PIN	$V_{SS}-0.3$	3.6	V
$T_{A}$	Ambient temperature	-40	85	℃
$T_{J}$	Junction Temperature range	-30	105	℃

Supply Current Characteristics

Normal operation

Symbol	Parameter	Conditions 1	Condition 2	Typ	Unit
$I_{DD\_NOR}$	Supply current	Active mode; code While(1) {} Executed from flash memory	System clock = 10MHz	6.14	mA
			System clock = 20MHz	8.82	mA
			System clock = 40MHz	14.09	mA

Sleep mode

Symbol	Parameter	Conditions 1	Condition 2	Typ	Unit
$I_{DD\_SLP}$	Supply current	After enter sleep mode All peripheral clocks ON (same as system clock)	System clock = 10MHz	3.51	mA
			System clock = 20MHz	5.65	mA
			System clock = 40MHz	9.61	mA

Deep sleep mode

Symbol	Parameter	Conditions1	Condition2	Typ	Unit
$I_{DD\_SLP}$	Supply current	After enter deep sleep mode All peripheral clocks OFF	-	2.49

I/O PAD Characteristics

DC Specification

Symbol	Parameter	Conditions	Min	Max	Unit
VIH	I/O Input high voltage		2.145		V
VIL	I/O Input low voltage			1.155	V
$V_{HYS}$	Schmitt trigger hysteresis		0.33		V
IIH	I/O Input high current			1	uA
IIL	I/O Input low current		-1		uA
VOH	I/O Output high voltage	High driving strength Iload = 6mA Low driving strength Iload = 3mA	2.5		V
VOL	I/O Output low voltage	High driving strength Iload = 6mA Low driving strength Iload = 3mA		0.5	V
$R_{pup}$ $R_{pdn}$	Pull-up/Pull-down resistor		20	100	KOhm

Flash memory

Symbol	Parameter	Min	Unit
$N_{END}$	Sector Endurance	10,000	Cycles
$T_{DR}$	Data Retention	10	Years

Electrical Sensitivity Characteristics

Electostatic discharge (ESD)

Symbol	Parameter	Test Method	Min	Max	Unit
$V_{ESD(HBM)}$	Electostatic discharge (Human body model)	AEC-Q100-002	±2000	-	V
$V_{ESD(CDM)}$	Electostatic discharge (Charge device model)	AEC-Q100-011	±500	-	V

Static latch-up

Symbol	Parameter	Test Method	Min	Max	Unit
$I_{LAT}$	Latch up current at 125℃ ambient temperature	AEC-Q100-004	$\pm100$	-	V

ADC Characteristics

ADC Electrical characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
IN[15:0]	Analog input channel		$V_{SS}$	-	VREFP	V
VREFP	Reference voltage of REFP			$V_{DD}$		V
RES	Resolution			12		Bits
Offset error			-3.0		3.0	LSB
INL	Integral non-linearity error		-2.0	1.0	2.0	LSB
DNL	Differential non-linearity error		-1.0	0.8	1.5	LSB
Fclk	Clock frequency				16	MHz
SPS	Sampling rate		30	500	1000	K
TS	Sampling time		$4/F_{CLK}$
TC	Conversion time			12		$1/F_{CLK}$
SNDR	Signal-noise plus distortion ratio	At 10KHz		64		dB
THD	Total harmonic distortion	At 10KHz		-65		dB
SFDR	Spurious-free dynamic range	At 10KHz		64		dB

ADC Transform function description

Figure 1 ADC transform function

I2C interface Characteristics

Symbol	Parameter	Standard		Fast		Unit
Symbol	Parameter	Min	Max	Min	Max	Unit
$f_{SCL}$	CLK clock frequency	0	100	0	400	KHz
$t_{LOW}$	Low period of the SCL clock	4.5		1.0		us
$t_{HIGH}$	High period of SCL clock	3.8		0.5		us
$t_{r}$	Rise time of SCL and SDA		1000		300	ns
$t_{f}$	Fall time SCL and SDA		300		300	ns
$t_{HD\_DAT}$	Data hold time	0		0		us
$t_{VD\_DAT}$	Data valid time		3.5		1.0	us
$t_{SU\_DAT}$	Data setup time	200		90		ns
$t_{VD\_ACK}$	Data valid acknowledge time		3.5		1.0	us
$t_{HD\_STA}$	Hold time START condition	3.8		0.5		us
$t_{SU\_STA}$	Set-up time for a repeat START condition	4.5		0.5		us
$t_{SU\_STO}$	Set-up time for STOP condition	3.8		0.5		us

Figure 2 I2C bus AC waveform

SSP Interface Characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
$f_{SCL}$	SSP clock frequency	Master mode		20	MHz
$f_{SCL}$	SSP clock frequency	Slave mode		20	MHz
$t_{r\_SCK}$	SSP clock rising and fall time	Capacitive load : C = 25pF		8	ns
$t_{SU\_M}$	Data input setup time	Master mode	5		ns
$t_{SU\_S}$	Data input setup time	Slave mode	6		ns
$t_{H\_M}$	Data input hold time	Master mode	5		ns
$t_{H\_S}$	Data input hold time	Slave mode	6		ns
$t_{V\_M}$	Data output valid time	Master mode		20	ns
$t_{V\_S}$	Data output valid time	Slave mode		5	ns
$t_{H\_M}$	Data output hold time	Master mode	13
$t_{H\_S}$	Data output hold time	Slave mode	3
DuCy	SSP slave input clock duty cycle	Slavemode	45	55	%

Package Characteristics

Package dimension information

Figure 3 Package Dimension Information

Symbol	Dimension (MM)			Dimension (MIL)
Symbol	Min	Nom	Max	Min	Nom	Max
A			1.20			47.2
A1	0.05	0.10	0.15	2.0	3.9	5.9
A2	0.95	1.00	1.05	37.4	39.4	41.3
b	0.13	0.18	0.23	5.1	7.1	9.1
b1	0.13	0.16	0.19	5.1	6.3	7.5
c	0.09		0.20	3.5		7.9
c1	0.09		0.16	3.5		6.3
D	8.90	9.00	9.10	350.4	354.3	358.3
D1	6.90	7.00	7.10	271.7	275.6	279.5
	0.35	0.40	0.45	13.8	15.7	17.7
L	0.45	0.60	0.75	17.7	23.6	29.5
L1	0.90	1.00	1.10	35.4	39.4	43.3
R1	0.08			3.1
R2	0.08		0.20	3.1		7.9
Y			0.08			3.1
θ	0°	3.5°	7°	0°	3.5°	7°
θ1	0°			0°
θ2	11°	12°	13°	11°	12°	13°
θ3	11°	12°	13°	11°	12°	13°

Package footprint information

Figure 4 Package Footprint Information

Document Wiki

Document Wiki

Sidebar

Table of Contents

Electrical Characteristics

Absolute maximum ratings

Voltage Characteristics

Current Characteristics

Thermal Characteristics

Operating conditions

General Operating Conditions

Supply Current Characteristics

Normal operation

Sleep mode

Deep sleep mode

I/O PAD Characteristics

DC Specification

Flash memory

Electrical Sensitivity Characteristics

Electostatic discharge (ESD)

Static latch-up

ADC Characteristics

ADC Electrical characteristics

ADC Transform function description

I2C interface Characteristics

SSP Interface Characteristics

Package Characteristics

Package dimension information

Package footprint information

Document Wiki

Document Wiki

User Tools

Site Tools

Sidebar

Table of Contents

Electrical Characteristics

Absolute maximum ratings

Voltage Characteristics

Current Characteristics

Thermal Characteristics

Operating conditions

General Operating Conditions

Supply Current Characteristics

Normal operation

Sleep mode

Deep sleep mode

I/O PAD Characteristics

DC Specification

Flash memory

Electrical Sensitivity Characteristics

Electostatic discharge (ESD)

Static latch-up

ADC Characteristics

ADC Electrical characteristics

ADC Transform function description

I2C interface Characteristics

SSP Interface Characteristics

Package Characteristics

Package dimension information

Package footprint information

Page Tools