User Tools

Site Tools


products:w5100s:start

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision
Previous revision
products:w5100s:start [2018/03/30 18:05]
peter
products:w5100s:start [2019/05/15 15:22] (current)
midnightcow
Line 4: Line 4:
  
  
-The W5100S ​chip designed ​with Hardwared ​TCP/IPWIZnet technology, is an embedded ​Ethernet Controller that enables easier Internet Connection for embedded Systems ​using SPI (Serial Peripheral Interface) ​and Parallel System BUS. W5100S ​suits users in need of stable Internet connectivity best, using a single chip to implement ​TCP/​IP ​Stack, ​10/100 Ethernet MAC and PHY. + 
-Hardwired ​TCP/IP stack supports TCP, UDP, IPv4, ICMP, ARP, IGMP, and PPPoE, etc which has been proven through various ​Applications ​over many years. W5100S ​uses a 16 Kbytes Internal Buffer as its Data Communication MemoryBy using W5100S, users can implement the Ethernet ​Application they need by using simple SOCKET ​Program ​instead of handling a complex Ethernet ​Controller. It is possible to use 4 Independent Hardware Sockets simultaneously+W5100S ​is an embedded Internet controller ​designed ​as a full hardwired ​TCP/​IP ​with WIZnet technology. W5100S provides internet connectivity to your embedded ​system by using SPI (Serial Peripheral Interface) ​or Parallel System BUS. 
-SPI (Serial Peripheral Interface) and Parallel System BUS is provided for easy integration with the external MCU. The W5100S ​SPI supports 70 MHz speed. And also Parallel System Bus supports high speed Network Communication. In order to reduce Power Consumption of the System, W5100S ​provides WOL (Wake on LAN) and a Power Down Mode.+SPI and Parallel System BUS provide easy connection via external MCU to W5100S
 +The clock speed of W5100S SPI supports upto 70MHz and the Parallel System Bus supports higher speed network communication than SPI. 
 + 
 +Since W5100S integrates the Hardwired ​TCP/​IP ​stack with 10/100 Ethernet MAC and PHY, it is truly a one-chip solution for the stable internet connectivity
 +WIZnet’s hardwired ​TCP/IP stack supports TCP, UDP, IPv4, ICMP, ARP, IGMP, and PPPoE - and it has been proven through various ​applications ​over the last decade 
 + 
 +W5100S ​provides four independent SOCKETs to be used simultaneously and 16KB internal memory for data communication. 
 +Users can develop an Ethernet ​application easily ​by using the simple ​W5100S ​SOCKET ​program ​instead of handling a complex Ethernet ​controller.  
 +W5100S also provides WOL (Wake on LAN) and a Power Down Mode in order to reduce power consumption. 
 + 
 +W5100S is a low-cost chip that exceeds its predecessor,​ W5100.  
 +Existing firmware using W5100 can be used on W5100S without modification.  
 +W5100S has two types of packages, 48 Pin LQFP & QFN Lead-Free Package. 
  
 {{ :​products:​w5100s:​w5100s_diagram.png?​400 |W5100S Block diagram}} {{ :​products:​w5100s:​w5100s_diagram.png?​400 |W5100S Block diagram}}
    
 +----
 +===== Pin MAP =====
  
 +<WRAP center centeralign>​
 +{{:​products:​w5100s:​w5100s_pinmap.png?​400|W5100S Pin map}}
 +
 +</​WRAP>​
 ---- ----
 ===== Features ===== ===== Features =====
  
-  *Support Hardwired Internet ​protocols: TCP, UDP, WOL over UDP, ICMP, IGMPv1/v2, IPv4, ARP, PPPoE +  *Support Hardwired Internet ​Protocols: TCP, UDP, WOL over UDP, ICMP, IGMPv1/v2, IPv4, ARP, PPPoE 
-  * Support 4 independent ​SOCKETs simultaneously +  * Support 4 Independent Hardware ​SOCKETs simultaneously 
-  * Support SOCKET-less ​command: ARP-Request, ​Ping-Request +  * Support SOCKET-less ​Command: ARP-Request, ​PING-Request 
-  * Support Ethernet Power down mode & Main Clock gating for power save+  * Support Ethernet Power Down Mode & Main Clock gating for power save
   * Support Wake on LAN over UDP   * Support Wake on LAN over UDP
-  * Support Serial & Parallel Host Interface: High Speed SPI(MODE 0/3), System Bus with 2 Address signal & 8bits Data +  * Support Serial & Parallel Host Interface: High Speed SPI(MODE 0/3), Parallel ​System Bus with 2 Address signal & 8bits Data 
-  * Internal ​16Kbytes ​Memory for TX/ RX Buffers ​+  * Internal ​16 Kbytes ​Memory for TX/ RX Buffers ​
   * Not support IP Fragmentation   * Not support IP Fragmentation
   *  Not Maintain ARP-cache Table    *  Not Maintain ARP-cache Table 
   * 10BaseT/​100BaseTX Ethernet PHY Integrated   * 10BaseT/​100BaseTX Ethernet PHY Integrated
-  * Support Auto Negotiation (Full/half duplex, 10/100 Speed) +  * Support Auto Negotiation (Full/Half Duplex, 10/100 Speed) 
-  *  Support Auto-MDIX when Auto-negotiation mode.+  *  Support Auto-MDIX when Auto-Negotiation Mode.
   * 3.3V operation with 5V I/O signal tolerance   * 3.3V operation with 5V I/O signal tolerance
-  * LED outputs (Full/​Half ​duplex, Link, 10/100 Speed, Active)+  * LED outputs (Full/​Half ​Duplex, Link, 10/100 Speed, Active)
   * Two types of packages: 48 Pin LQFP & QFN Lead-Free Package (7x7mm, 0.5mm pitch)   * Two types of packages: 48 Pin LQFP & QFN Lead-Free Package (7x7mm, 0.5mm pitch)
  
Line 44: Line 63:
   * Internet of Things (IoT) Devices   * Internet of Things (IoT) Devices
   * IoT Cloud Devices   * IoT Cloud Devices
- 
----- 
-===== Software ===== 
-==== Driver ==== 
-  * [[https://​github.com/​Wiznet/​ioLibrary_Driver|ioLibrary]] 
-==== Example ==== 
- <​WRAP center round important 60%> 
-Not yet . But W5100S ​ is compatible with W5100. Refer to W5100 firmware 
-</​WRAP>​ 
-  *TCP 
-  *UDP 
  
 ---- ----
products/w5100s/start.1522400724.txt.gz · Last modified: 2018/03/30 18:05 by peter